The Blackfin is a family of or bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point. his chapter examines the architecture of the Blackfin processor, which is based on the MSA jointly developed by Analog Devices and Intel. We use assembly. Analog Devices Blackfin /bit Embedded Processors are available at Mouser and offer software flexibility and scalability for convergent applications.

Author: Kit Dait
Country: Honduras
Language: English (Spanish)
Genre: Environment
Published (Last): 22 June 2012
Pages: 74
PDF File Size: 9.60 Mb
ePub File Size: 2.30 Mb
ISBN: 692-4-99676-417-4
Downloads: 89317
Price: Free* [*Free Regsitration Required]
Uploader: Tygorn

Blackfin processors architecture is also fully SIMD compliant and includes instructions for accelerated video and image processing. This variable length opcode encoding is designed for code density equivalence to modern microprocessor architectures. Retrieved April 9, Blackfin uses a variable-length RISC -like instruction set consisting ofand bit instructions.

Embedded Microprocessors | Analog Devices

Dynamic Power Management DPM enabling the system designer to specifically tailor the device power consumption profile to the end system requirements. Easy to Use A single Blackfin Processor can be utilized in many applications previously requiring both a high performance signal processor and a separate efficient control processor.

Commonly used control instructions are encoded as bit opcodes while complex DSP and mathematically intensive functions are encoded as and bit opcodes. Archived proxessor the original on April 17, The processors have built-in, fixed-point digital signal processor DSP functionality supplied by bit multiply—accumulates MACsaccompanied on-chip by a small microcontroller.

Please Select a Region. The Blackfin Processor family also offers industry leading power consumption performance down to 0. This memory runs slower than the core clock speed.

Source code to the run-time libraries is available so that users can customize routines according to the special needs of their applications. Additionally, a single blacfin of development tools can be used, which decreases the system designer’s initial expenses and learning curve.

Unsourced material may be challenged and removed. Host-target connectivity is bkackfin through a variety of means, depending on the target environment. Very frequently used control-type instructions are encoded as compact bit words, with more mathematically intensive signal processing instructions encoded as bit values.

Blackfin Processors

Blackfin processors contain an array of connectivity peripherals, depending on the specific processor:. The Blackfin Processor architecture supports multi-length instruction encoding. Simbf also simulates both the caches and the instruction pipeline. The L2 memory is a larger, bulk memory storage block that offers slightly reduced performance, but still faster than off-chip memory.


In addition to native support for 8-bit data, the word size common to many pixel processing algorithms, the Blackfin Processor architecture includes instructions specifically defined to enhance performance in video processing applications. When caching and fetching instructions, the core automatically fully packs the length of the bus because it does not have alignment constraints. The architecture was announced in Decemberand first demonstrated at the Embedded Systems Conference in June, These features enable operating systems.

This benefit greatly reduces development time and costs, ultimately enabling end products to get to market sooner. All Blackfin Processors employ multiple power saving techniques.

Lastly, and probably most importantly, these embedded microprocessors support a self contained dynamic power management scheme whereby the operating frequency AND voltage can be independently manipulated to meet the performance requirements of the algorithm currently being executed.

December Learn how and when to remove this template message. All Blackfin Processors have multiple, independent DMA controllers that support automated data transfers with minimal overhead from the processor core.

Coupled with the core and memory system is a DMA engine that can operate between any of its peripherals and main or external memory. This article relies too much on references to primary sources. High-performance signal processing and efficient control processing capability enabling a variety of new markets and applications.

They can support hundreds of megabytes of memory in the external memory space. This capability greatly simplifies both the hardware and software design implementation tasks. Ultimately, Blackfin Processors will help lower overall system cost while improving the time to market for the end application.

Blackfin – Wikipedia

The L1 memory structure has been implemented to provide the performance needed for signal processing while offering the programming ease found in general purpose microcontrollers. The MPU provides protection and caching strategies across the entire memory space.

Most Blackfin processors offer on-chip core voltage regulation circuitry as well as operation to as low as 0. The RTOS runs in Supervisor mode and partitions blocks of memory and other system resources for the actual application software to run in User mode.


Computer-related introductions in Instruction set architectures Microcontrollers Digital signal processors. Transfers can also occur between the peripherals and external devices connected to the external memory interfaces, including the SDRAM controller and the asynchronous memory controller. Blackfin Processors are based on a gated clock core design that selectively powers down functional units on an instruction-by-instruction basis.

Other applications use the RISC features, which include memory protection, different operating modes user, kernelsingle-cycle opcodesdata and instruction caches, and instructions for blackfih test, byte, word, or integer accesses and a variety of on-chip peripherals.

Thus, the MMU offers an isolated and secure environment for robust systems and applications. What is regarded as the Blackfin “core” is contextually dependent. Please improve this by adding secondary or tertiary sources. Superior Code Density The Prrocessor Processor architecture supports multi-length instruction encoding.

Archived from the original on However, when in user mode, system resources and regions of memory can be protected with the help of the MPU.

Blackfin Processor Benchmarks

Retrieved from ” https: Internal L1 memory, internal L2 memory, external memory and all memory-mapped control registers reside in this bit address space, so that from a programming point of view, the Blackfin has a Von Neumann architecture.

For some applications, the DSP features are central. This allows the processor to execute up to three instructions per clock cycle, depending on the level of optimization performed by the compiler or programmer. Video Instructions In addition to native support for 8-bit data, the word size common to many pixel processing algorithms, the Blackfin Processor architecture includes instructions specifically defined to enhance performance procdssor video processing applications.

Blackfin Processors are a new breed of bit embedded microprocessor designed specifically to meet the computational demands and power constraints of today’s embedded audio, video and communications applications.